Performance

Pricing

• Multiple clocks
• Multiport memories
• RTL, gate, and transistor models
• Full set of Verilog arithmetic and logical operators
• If else, case, casex, and casez
• $display, $fopen, $fwrite, etc.
• $readmemb and $readmemh
• VCD files
• For loops
• Initial blocks
• Tasks and functions
• Basic PLI code

Extensions

REX
TauSim's main extension over IEEE standard Verilog is REX, providing improved accuracy X state handling. This improved X propagation helps ensure that initialization problems are detected in the RTL code, rather than later in the gate-level code.

TauSim supports the full Verilog value set of 0, 1, X, and Z. In standard Verilog, RTL "if" statements interpret X values as 0s, so the following example:

	always @ (select or d0 or d1)
		if (select)
			out = d1;
		else
			out = d0;

This behavior reduces simulation mismatches between RTL and gate-level designs and allows designers to detect intialization problems during the early phases of RTL design when they are easiest to correct.

Other Extensions
TauSim includes detection of asynchronous logic and possible methodology errors during compile time. These warnings have typically indicated design problems on development projects using TauSim.